






"Big 3" Have About 75% Market Share...



Source: Gartner/Dataquest Market Share Report
*Versity acquired by Cadence; Nassda acquired by Synopsys




The Hidden World of EDA

EDA Compan		82
Gartner/Dataquest companies published		
		184
		10 ⁻
		76
Eliminated:	Platform Vendors, IP Companies, Consulting Firms, Consortiums, Publishers	
Unique EDA C	ompanies (Duplicates Removed)	. 300




Product Leaders Average66% Market Share



Source: Dataquest Market Trends, 12/05



EDA Equity Financing per Year *(By Round – Excluding IPO's)




*Note: Excludes round of funding in which (28) startups IPO'd & became public

Source: VentureOne/Ernst & Young, EETimes, Company web sites




2nd Tier EDA Companies Grow Faster than the "Big 3"



Source: EDAC MSS, SEC and Annual Reports 2nd Tier EDA: Magma, Logic Vision, Nassda, Verisity, Virage Logic, Ansoft, Artisan, Synplicity



Acquisitions Sustain "Big 3" Market Share




■ EDAC Top 3 (Ment, CDN, SNPS) ■ EDAC Small Companies

EDAC Market Statistics Service EDAC Revenue Analysis (Top 3 vs. All Others)- Excluding Non-Reporting SIP Companies -



What If There Were No Acquisitions by the "Big 3"?



Source: Company Annual Reports, Gartner DQ, SEC and Mentor Graphics Analysis


*BIG 3: Mentor, Cadence, Synopsys. Acquisition revenue estimate based on run rate of acquired company; rate held constant. Data incorporated as available.




A SEPTIME

Market Capitalization vs. Acquisition Costs

Big 3 Aggregate
Acq/Merger Cost vs. Market Cap




Market Capitalization vs. Acquisition/Merger Costs





Source: Financial Reports, Company Press Releases, EETimes, Business Journal, Other Journal Resources




Circular Dynamic Between "Big 3" and Start-Ups (2000-2005)








Electronics Revenue Concentration




Source: Reed Research Group – Electronic Business, 8/1/2005

Concentration of R&D Expense




Note: Top 180 companies from EB 300 List with R&D data available and published, Software & Services companies excluded Source: Reed Research Group – Electronic Business, 8/1/2005

Fishing from a Limited Pool of Users






Worldwide Design Starts



Source: Gartner/Dataquest ASIC Market Trends FPGA Estimate based on Gartner/Dataquest ASIC Market Trends & User Surveys

Worldwide Design Completions

(by Drawn Line-width)



Source: VLSI Research, Worldwide Design Completions, 2006 Used with permission






•Reliability •High Performance • Ease of Use • Functionality • Design Cycle Time



•Reliability •High Performance • Ease of Use • Functionality • Design Cycle Time



WCR, DATE, March 2006

MEET GOALS
Performance!
Schedule!
Budget!

MANAGEMENT

•Risk Reduction •ROI • Productivity • Time to Volume

PURCHASING

•Cost Reductions •Licensing •Supplier Viability •Business Flexibility

Affordable Tools!

CENTRAL CAD

•Training •Support • Libraries • Reliability

Integrated Flow! Key Suppliers!


Best in Class Tools Please!

DESIGN

•Reliability •High Performance • Ease of Use • Functionality • Design Cycle Time



Diverse Requirements But Common Goals







Sociology of Specialized Product Development Functions

Hardware vs. Software


"Traditional" Hardware Software Flow




System Architect




Hardware






An Evolution of the "Traditional" Flow



Hardware Software




Sociology of Specialized Product Development Functions


Hardware vs. Software

System Architect vs. Chip Designer

Manual Methods Slow Hardware Development




System Architect vs. Chip Designer




WCR, DATE, March 2006

C Synthesis Enables Faster Architectural Exploration and Shorter Time to RTL



System Architect and Chip Designer



WCR, DATE, March 2006


Sociology of Specialized Product Development Functions

Hardware vs. Software


- System Architect vs. Chip Designer

Digital vs. Analog


Analog Design vs. Digital Design



Today's Analog and Digital Design Flows



Evolution of True Mixed-Signal Design Flows



Analog Design and Digital Design

Analog Designer

Digital Designers



Mixed-Signal Design

Sociology of Specialized Product Development Functions


Hardware vs. Software

- System Architect vs. Chip Designer


Digital vs. Analog

Design vs. Manufacturing


Traditional Cooperation Between Design and Manufacturing



Traditional Cooperation Between Design and Manufacturing




ASIC Requires Formalized Design/Manufacturing Information Exchange



Further Information Exchange With the Foundry Model

Design

Foundry



DFM Bridges Design and Manufacturing



EDA Provides the Bridge

- Hardware/Software Virtual Prototype
- Synthesis from C++ to RTL
- Analog/Mixed-Signal Design
- Design for Manufacturing

