ASICentrum
Accelerate your RTL design with HDL Designer & DesignChecker

Ian Traynor – Technical Marketing

Mentor Graphics®

The Design Process



Can your processes be improved?

Quotes & statements to consider

Major European Chip Manufacture - ASIC Design Manager

"How do you manually interact with 1M lines of code and 10,000 related design files? Tools like HDS are critical in our design flow to access and manage design data"

PHILIPS

"..We have worked with Mentor to customize HDS to implement our Core ReUse Methodology."

EETIMES

THE INDUSTRY SOURCE FOR ENGINEERS & TECHNICAL MANAGERS WORLDWIDE

Over a third of all high-end ASIC designers now use FPGAs for prototyping 500,000-plus-gate designs.

CMP EEdesign An EE Times Community

"…Design managers report that at least 50% of their engineering resource is devoted to managing the push of design data through the tools in their flows." – **1/4/05**

Team Design

- Better use of Libraries
- Bottom-Up & Top-Down Design Styles
- Text and/or Graphics
- Environment & Flows Common
- Quality Design Documentation



Understand & Manage Design Database

- Import/reference mechanisms
- HDL code parser
- Hierarchy understood
  - Unit/Hierarchy View
  - Cross Referencing/Highlight
  - Searches Find/Where used
  - VHDL Configurations
- Easy design navigation
  - Pure Text and/or Graphics
  - Rendering of Text2Graphics
- Engineering Logbook
- Store relevant Documents/Scripts/Programs within Environment



Version Management

Check In, Check Out, Get, Change Lock,
Label, Synchronize, Status, History, Compare

- **Need to keep track of changes**
  - **Back track and/or modify existing design**
- **Simple interface**
  - **Easy to use and low impact**
- **3rd-party version management:**
  - **GNU RCS or CVS**
  - **Microsoft Visual Source Safe™ (VSS)**
  - **Rational (IBM) ClearCase™**
  - **Synchronicity DesignSync™**
  - **ClioSoft SOS™**


Design Manager - Project examples
File Edit View HDL Tasks Tools Options Window Help
Main
Explore
Tasks
Viewpoints
Viewpoint Manager
MyViewPoint
Default Viewpoint
Version Management
Design Explorer [Using viewpoint : Default Viewpoint]
Design Unit
UART
address_decode
clock_divider
control_operation
cpu_interface
serial_interface
status_registers
tester
uart_tb
uart_top
xmit_rcv_control
Design Hierarchy
Design Unit Name
uart_tb
struct
U_0
U_1
U_2
U_3
U_4
Log Window
Writing HDLFileList to d:/tools/hds2005.2_beta/examples/uart/hds/uart_tb/struct.bd.info/HDLFileList.txt
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/tester/hdl/tester_flow.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/control_operation/hdl/control_operation_fsm.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/cpu_interface/hdl/cpu_interface_intconx.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/clock_divider/hdl/clock_divider_flow.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/address_decode/hdl/address_decode_tbl.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/xmit_rcv_control/hdl/xmit_rcv_control_fsm.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/status_registers_spec.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/serial_interface/hdl/serial_interface_struct.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/uart_top/hdl/uart_top_struct.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/uart_tb/hdl/uart_tb_struct.vhd
Written HDLFileList to d:/tools/hds2005.2_beta/examples/uart/hds/uart_tb/struct.bd.info/HDLFileList.txt
Console
TCL_Walkhierarchy
Project
Ethernet
UART
Launch Pad
Sub Browser
Tasks/Templates

Downstream Tool/Flow Integration



Focus on system rather than process issues!

Xilinx & Altera CPU Integration

- **Supports Xilinx MicroBlaze & PowerPC CPU's with Xilinx EDK Platform Studio**
- **Supports Altera CPU with SOPC Builder**
- **ModelSim simulation view in HDL Designer browser**
- **Synthesis view for Precision Synthesis & LeonardoSpectrum in Side Data**



Automated Design Documentation

- Make design communications easier for all
  - Design Comprehension
  - Design review
  - Multi-site design sharing
  - Lifecycle maintenance
- HDL Designer helps
  - Renders graphics
    - Block diagrams
    - State machine charts
  - Dynamic HTML Export



HDL Designer provides a complete Design, Data & Process Management Environment



HDL Designer - DesignChecker

- Check for issues as the code is written!
  - Identifies coding/design bugs earlier
  - Checking at the end of a project is too late!
- Result Better Quality code at the time of creation

Where Does Static Design Checker Fit?



Detect with Static Design Checking

Checks that:

- Validates Code Standalone or Hierarchically
- NO translation to a gate-level netlist
- NO synthesis, simulation, DFT, or formal engines

What Types of Checks can be Performed?

- Allow
- Assignments
- Clocks & Resets
- Conditions
- Configurations
- Declarations
- Directives
- Format
- FSM
- Gates
- HDL Syntax & Semantics



- Instances
- Labels
- Naming
- Order
- Partitioning
- Pragmas
- Race Conditions
- Ranges
- Registers
- Sensitivity
- Subprograms
- VITAL

Built-In Rulesets

Supports out-of-the-box use

Built using base rules

- **Reuse Methodology Manual- 3rd Edition**
- **Essentials – default, core checks**
- **Altera**
- **Xilinx**
- **Quality IP scoring matrix VSI Alliance (soon)**

QIP Support

- Quality IP scoring matrix from VSI Alliance
- Manually fill out the dynamic spreadsheet & get a score
- If the score is low, add significant time to your $Time_{Reuse}$ variable

www.vsi.org



QIP Scoring

- Score X weight for each rule
- Rule pass is counted, rule fail is uncounted
- Percentage of total is the final score

$$\text{QIP Score} = \frac{\text{Design score total}}{\text{Total available score}} \times 100$$

QIP – How it Works







- **Built-in QIP ruleset & policy**
- **Score & weight parameter for any rule**
- **Score & rating text in Summary**
- **Export report**
- **Considering bi-directional Excel feature**

Top 5 Design Mistakes

1. Clock domain crossing
2. Unsafe state machines
3. Combinational feedback
4. Unused or multiply-driven signals
5. Incorrect sensitivity lists

Incorrect Sensitivity Lists

Typical Causes:

- Edited code, but forgot sensitivity list
- Extra signals in the sensitivity list, just to be safe

Main Effects:

- Can infer unintended latches
- Incorrect functional behavior
- RTL & Netlist simulation mismatches
- Extra signals slow simulation

Unused or Multiply-Driven Signals

Typical Causes:

- Miss-spelling or connected wrong signal in an assignment
- Extra component port defined that is not needed
- Forgot to connect a port

Main Effect:

- Unknown (X) values in simulation
- Place & route errors
- Unintended behavior

Combinational Feedback

Typical Causes:

- No assignment inside a process sensitive to a clock
- Assignment is incorrect thus forming an unintended loop

Main Effect:

- Static timing analysis difficult or impossible
- Probably causes a functional bug

Unsafe State Machines

Typical Causes:

- Incomplete specification
- No default case
- No recovery state
- Unreachable state



Main Effect:

- Unrecoverable state

Clock Domain Crossing

Typical Issues:

- Metastability neither a 1 or 0 is at the input & the wrong value is placed on the output
- Not typically detected by simulation

Main Effect:

Design creates incorrect logic at some point in time



Demo

Design Import/Reference/SendTo
Hierarchy
Cross Reference, Where Used, Search, Unbound
Render Graphics – Documentation
VHDL Configurations – Generation Application
Version Management

Design Checking – As you write!

Properties/SideData
Flow customerisation – API, Simulation, Synthesis
Advanced Verification Techniques

Learning More

HDL Designer & DesignAnalyst information is available at:



www.mentor.com/hdldesigner


Mentor
Graphics®
www.mentor.com


DesignChecker
File Run Edit View Setup Results Tools Help
Setup
Results
Viewpoints
Results [Using viewpoint: Severity & File]
Message
Error - 1 item, 3 violations. (3 primary, 0 associated)
Rule Name: Sensitivity List - 2 items, 3 violations. (3 primary, 0 associated)
Warning - 3 items, 330 violations. (86 primary, 244 associated)
Rule Name: Combinatorial Feedback - 3 items, 259 violations. (47 primary, 212 associated)
eth_txeth.v - 15 items, 69 violations. (15 primary, 44 associated)
Combinatorial feedback found at the interface of "txcounters1", is caused by the input signal "StatLen", also output from "txstatem1"
Avoid reading and assigning to the same signal in the same combinatorial process
Associated Violations - 2 items, 2 associated violations
Signal "StatLen", input to "txcounters1", constructs a combinatorial loop branch
Signal "NibCntEq7", input to "txstatem1", constructs a combinatorial loop branch
Avoid reading and assigning to the same signal in the same combinatorial process
eth_top.v - 27 items, 185 violations. (27 primary, 158 associated)
eth_rxethmac.v - 5 items, 15 violations. (5 primary, 10 associated)
Rule Name: Clock Boundaries - 6 items, 59 violations. (27 primary, 32 associated)
Summary
Settings
Library: Ethernet
Primary: eth_top
Secondary: eth_top
Master Clocks: mtx_clk_pad_i mtx_clk_pad_i wb_clk_i
Master Resets: wb_rst_i
Depth: ThroughComponentHierarchy
Violations: 89
Number of primary violations of each severity
Syntax Error 0
Error 3 from 1 Rule
Warning 86 from 3 Rules
Note 0
Number of primary violations for each scope
File 0 0.00%
Unknown 0 0.00%
Configuration 0 0.00%
Package Header 0 0.00%
Package Body 0 0.00%
Module 88 98.88%
Architecture 1 1.12%
Entity 0 0.00%
Rules: [Using policy My_Essentials_Policy]
Failed and disabled Rules, grouped by Ruleset
RuleSet Failed Total % Disabled
All 4 29 13.79% 24
Downstream Checks 2 13 15.38% 11
Coding Practices 2 16 12.50% 13
Design Units
Failed Design Unit types
Design Unit Failed Total %
All 10 48 20.83%
File 0 24 0.00%
Module 9 22 40.91%
Configuration 0 0 0.00%
Package Header 0 0 0.00%
Package Body 0 0 0.00%
Architecture 1 1 100.00%
Entity 0 1 0.00%
Setup
Results
Ready


eth_txethmac - Mentor Graphics Precision RTL Synthesis - [RTL Design Browser : /sx0/work/eth_txethmac/INTERFACE Page 1 of 1]
File Edit View Tools Window Help
Editor
Project
Design
Design Analysis
Schematic
Zoom In
Zoom Out
Zoom To Fit
Previous Page
Next Page
txcount
Pins
Net
Inst
Transcript
Design Center
RTL Design ...
Ready
Input Directory: ...ips\eth_txethmac\