


ASICentrum
Accelerate your RTL design
with HDL Designer &
DesignChecker

Ian Traynor – Technical
Marketing


Mentor
Graphics®




The Design Process

Verilog / VHDL / C++ / SystemVerilog/ System C?


Block Based Design? State Machine Design?



Can your processes be improved?



HDL Designer Improves Your Engineering Process & Data Management



Quotes & statements to consider

Major European Chip Manufacture - ASIC Design Manager

“How do you manually interact with 1M lines of code and 10,000 related design files? Tools like HDS are critical in our design flow to access and manage design data”

PHILIPS

“..We have worked with Mentor to customize HDS to implement our Core ReUse Methodology.”

EETIMES

THE INDUSTRY SOURCE FOR ENGINEERS & TECHNICAL MANAGERS WORLDWIDE

Over a third of all high-end ASIC designers now use FPGAs for prototyping 500,000-plus-gate designs.



“...Design managers report that at least 50% of their engineering resource is devoted to managing the push of design data through the tools in their flows.” – 1/4/05


**Mentor
Graphics**

4

Solutions Expo 2005 - Mentor Graphics


Team Design

- Better use of Libraries
- Bottom-Up & Top-Down Design Styles
- Text and/or Graphics
- Environment & Flows Common
- Quality Design Documentation



Understand & Manage Design Database

- Import/reference mechanisms
- HDL code parser
- Hierarchy understood
 - Unit/Hierarchy View
 - Cross Referencing/Highlight
 - Searches Find/Where used
 - VHDL Configurations
- Easy design navigation
 - Pure Text and/or Graphics
 - Rendering of Text2Graphics
- Engineering Logbook
- Store relevant Documents/Scripts/Programs within Environment



Version Management



Check In, Check Out, Get, Change Lock,
Label, Synchronize, Status, History, Compare

- **Need to keep track of changes**
 - **Back track and/or modify existing design**
- **Simple interface**
 - **Easy to use and low impact**
- **3rd-party version management:**
 - **GNU RCS or CVS**
 - **Microsoft Visual Source SafeTM (VSS)**
 - **Rational (IBM) ClearCaseTM**
 - **Synchronicity DesignSyncTM**
 - **ClioSoft SOSTM**

Design Manager - Project examples

File Edit View HDL Tasks Tools Options Window Help

Main
Explore
Tasks
Viewpoints
Viewpoint Manager
MyViewPoint
Default Viewpoint
Version Management

Design Explorer [Using viewpoint : Default Viewpoint]

Design Unit	Design Hierarchy	Design Unit Name	Li...
UART	uart_tb	uart_tb	UAR
address_decode	uart_tb	uart_tb	UAR
clock_divider	uart_tb	uart_tb	UAR
control_operation	uart_tb	uart_tb	UAR
cpu_interface	uart_tb	uart_tb	UAR
serial_interface	uart_tb	uart_tb	UAR
status_registers	uart_tb	uart_tb	UAR
tester	uart_tb	uart_tb	UAR
uart_tb	uart_tb	uart_tb	UAR
uart_top	uart_tb	uart_tb	UAR
xmit_rcv_control	uart_tb	uart_tb	UAR

Log Window

```


Writing HDLFileList to d:/tools/hds2005.2_beta/examples/uart/hds/uart_tb/struct.bd.info/HDLFileList.txt
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/tester/hdl/tester_flow.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/control_operation/hdl/control_operation_fsm.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/cpu_interface/hdl/cpu_interface_intconx.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/clock_divider/hdl/clock_divider_flow.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/address_decode/hdl/address_decode_tbl.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/xmit_rcv_control/hdl/xmit_rcv_control_fsm.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/status_registers_spec.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/serial_interface/hdl/serial_interface_struct.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/uart_top/hdl/uart_top_struct.vhd
UART D:/Tools/HDS2005.2_Beta/examples/uart/hdl/uart_tb/hdl/uart_tb_struct.vhd
Written HDLFileList to d:/tools/hds2005.2_beta/examples/uart/hds/uart_tb/struct.bd.info/HDLFileList.txt

```

Console TCL_Walkhierarchy

Project Ethernet UART


Downstream Tool/Flow Integration



Focus on system rather than process issues!

Xilinx & Altera CPU Integration

- Supports Xilinx MicroBlaze & PowerPC CPU's with Xilinx EDK Platform Studio
- Supports Altera CPU with SOPC Builder
- ModelSim simulation view in HDL Designer browser
- Synthesis view for Precision Synthesis & LeonardoSpectrum in Side Data




Automated Design Documentation

- **Make design communications easier for all**


- Design Comprehension
- Design review
- Multi-site design sharing
- Lifecycle maintenance

- **HDL Designer helps**

- Renders graphics
 - Block diagrams
 - State machine charts
- Dynamic HTML Export



HDL Designer provides a complete Design, Data & Process Management Environment






HDL Designer - DesignChecker

- **Check for issues as the code is written!**
 - **Identifies coding/design bugs earlier**
 - **Checking at the end of a project is too late!**
- **Result Better Quality code at the time of creation**

Where Does Static Design Checker Fit?



Detect with Static Design Checking

Checks that:

- **Validates Code Standalone or Hierarchically**
- **NO translation to a gate-level netlist**
- **NO synthesis, simulation, DFT, or formal engines**



What Types of Checks can be Performed?

- Allow
- Assignments
- Clocks & Resets
- Conditions
- Configurations
- Declarations
- Directives
- Format
- FSM
- Gates
- HDL Syntax & Semantics



- Instances
- Labels
- Naming
- Order
- Partitioning
- Pragmas
- Race Conditions
- Ranges
- Registers
- Sensitivity
- Subprograms
- VITAL

Built-In Rulesets

Supports out-of-the-box use

Built using base rules




- **Reuse Methodology Manual- 3rd Edition**
- **Essentials – default, core checks**
- **Altera**
- **Xilinx**
- **Quality IP scoring matrix VSI Alliance (soon)**

QIP Support

- Quality IP scoring matrix from VSI Alliance
- Manually fill out the dynamic spreadsheet & get a score
- If the score is low, add significant time to your $\text{Time}_{\text{Reuse}}$ variable

www.vsi.org



VirtualComponentName		Scoring Summaries	
VCVendorCompany			
Copyright © 2003 VSI Alliance		IP Ease of Reuse	0%
		Design & Verification Quality	0%
		IP Maturity	0%
		Vendor Assessment	0%
Summary Report		Total	0%
BMA Release		Design Quality	0%
Technical Support		Verification Quality	0%
		Answers that are unacceptable	0
		Answers that are acceptable but add risk	0
		Answers that are acceptable	0
		Total	0
IPNAME		VirtualComponentName	
SupplierName		VCVendorCompany	
Select the type of block you are evaluating		mixed-signal IP	
Are you the IP developer or the end-user?		Spreadsheet reviewer	
Are you interested in a traffic light report?		Yes	
		Score	%
IP Maturity Assessment		0	0%
Vendor Assessment		0	0%
IP Ease of Reuse (IP Integrator's View)		0	0%
Documentation Quality		0	0%
Digital Soft IP: Documentation Quality		0	0%
Digital Verification IP: Documentation Quality		0	0%
Embedded Software: Documentation Quality		0	0%
Analog IP: Documentation Quality		0	0%
Ease of Integration		0	0%
Digital Soft IP: Reusability		0	0%
Digital Verification IP: Reusability		0	0%
Embedded Software: Reusability		0	0%
Analog IP: Reusability		0	0%
Design & Verification Quality (IP Developers' View)		0	0%
Design Quality		0	0%
Digital Soft IP: Design Quality		0	0%
Digital Verification IP: Design Quality		0	0%
Embedded Software: Design Quality		0	0%
Summary		Digital Soft IP	Digital verification IP
		Software IP	Analog IP

QIP Scoring



- Score X weight for each rule
- Rule pass is counted, rule fail is uncounted
- Percentage of total is the final score

$$\text{QIP Score} = \frac{\text{Design score total}}{\text{Total available score}} \times 100$$

QIP – How it Works



The screenshot displays the QIP tool interface. On the left is a 'Folders' tree showing a project structure with various sub-folders like 'Design', 'Library', and 'Rules'. In the center-right, the 'Summary' window shows analysis results: 'Analysis ran from auto-determined Design Root.', 'Library: verilog (auto)', 'Primary: bad_reset (auto)', 'Secondary: bad_reset (auto)', 'Master Clocks: clk', 'Master Resets', 'Quality Score: 95%', and 'Rating: Excellent'. Below the Summary, the 'Parameters of Configured Rule: My Sharens' window is open, showing a table of rule parameters.

Parameter	Value
Rule Name	MUTUAL Exclusion
Severity	Error
Language	Verilog
File	Top level ports must use STD_LOGIC_1164 types only.
Short Description	Checks that top level ports use types from Std. Logic 1164 only.
Rule Name	3
Weight	2

- Built-in QIP ruleset & policy
- Score & weight parameter for any rule
- Score & rating text in Summary
- Export report
- Considering bi-directional Excel feature

Top 5 Design Mistakes



1

Clock domain crossing

2

Unsafe state machines

3

Combinational feedback

4

Unused or multiply-driven signals

5

Incorrect sensitivity lists



Incorrect Sensitivity Lists



Typical Causes:

- Edited code, but forgot sensitivity list
- Extra signals in the sensitivity list, just to be safe

Main Effects:

- Can infer unintended latches
- Incorrect functional behavior
- RTL & Netlist simulation mismatches
- Extra signals slow simulation



Unused or Multiply-Driven Signals



Typical Causes:

- Miss-spelling or connected wrong signal in an assignment
- Extra component port defined that is not needed
- Forgot to connect a port

Main Effect:

- Unknown (X) values in simulation
- Place & route errors
- Unintended behavior



Combinational Feedback



Typical Causes:

- No assignment inside a process sensitive to a clock
- Assignment is incorrect thus forming an unintended loop

Main Effect:

- Static timing analysis difficult or impossible
- Probably causes a functional bug



Unsafe State Machines




Typical Causes:

- Incomplete specification
- No default case
- No recovery state
- Unreachable state

Main Effect:

- Unrecoverable state



Clock Domain Crossing




Typical Issues:

- Metastability neither a 1 or 0 is at the input & the wrong value is placed on the output
- Not typically detected by simulation

Main Effect:

Design creates incorrect logic at some point in time



Add one or more synchronizers

Demo

**Design Import/Reference/SendTo
Hierarchy**

**Cross Reference, Where Used, Search, Unbound
Render Graphics – Documentation**

**VHDL Configurations – Generation Application
Version Management**

Design Checking – As you write!


Properties/SideData

**Flow customisation – API, Simulation, Synthesis
Advanced Verification Techniques**

Learning More

**HDL Designer & DesignAnalyst
information is available at:**

www.mentor.com/hdldesigner



The background is a deep blue with a complex pattern of glowing white lines and dots, resembling a circuit board or a digital network. The lines form various geometric shapes, including rectangles and circles, and some are curved. The dots are small and scattered throughout the pattern. The overall effect is a high-tech, futuristic aesthetic.

Mentor Graphics®

www.mentor.com

The screenshot displays the DesignChecker application window, which is used for analyzing design rules. The interface is divided into several panes:

- Left Pane:** Contains a tree view with categories like "Setup", "Results", "Expanded All", "Collapsed All", "Open", "Open Hierarchy", "Show Rule", "Disable Rule", and "Disable Function".
- Top Pane:** Shows the "Results (Using viewpoint: Severity & File)" pane. It lists various rules and their associated violations. For example, "Rule Name: Combinatorial Feedback" has 3 items, 299 violations (147 primary, 212 associated). Another rule, "eth_bellmac.v", has 15 items, 59 violations (15 primary, 44 associated).
- Right Pane:** Contains a "Summary" pane. It shows settings like "Library: Ethereal", "Primary: eth_top", "Secondary: eth_top", "Master Clocks: msa_clk_pad, nta_clk_pad, vba_clk", "Master Resets: vba_rst", and "Depth: ThroughComponentHierarchy". It also shows a "Violations: 99" summary, including a table of primary violations of each severity (Syntax Error: 0, Error: 3 from 1 Rule, Warning: 86 from 3 Rules, Note: 0) and a table of primary violations for each scope (File: 0, Unknown: 0, Configuration: 0, Package Header: 0, Package Body: 0, Module: 99, Architecture: 1, Entity: 0).
- Bottom Pane:** Shows a "Rule: [Using policy: My_Essentials_Policy]" pane. It displays a table of failed and disabled rules, grouped by RuleSet. The table has columns: RuleSet, Failed, Total, %, and Disabled. The data is as follows:

RuleSet	Failed	Total	%	Disabled
All	4	29	13.79%	34
Downstream Checks	2	13	15.38%	11
Coding Practices	2	16	12.50%	13

The bottom status bar indicates the application is "Ready".

