Novodvorska 994, 142 21 Praha 4, Czech Republic

Tel. (+420 2) 4404 3478, Fax: (+420 2) 4149 2691, E-mail: info@asicentrum.cz

COMPONENT INTERCONNECT BUS

ACPCI IP CORE - PERIPHERAL

BASIC PARAMETERS

Fully compliant to PCI V2.2 specification

- master (initiator/target) configuration
- bus parking and zero wait state burst operations
- 2 base address registers for application memory or I/O ports
- control signal register for PCI bus monitoring
- transfer latency controlled by application
- 8-bit preset latency timer with automatic synchronous set
- 32-bit architecture
- 0 33 MHz system clock

Enhancements and differences

- locked operation supported
- 1 interrupt signal

FEATURES

- completely synchronous design
- four-layer hierarchical VHDL structure
- technological independence
- fully verified design

DELIVERABLES

• Design file formats

RTL VHDL synthesisable code

Netlist

Technical documentation


Data sheet

Implementation guide

- Constraints files
- Maintenance








Novodvorska 994, 142 21 Praha 4, Czech Republic

Tel. (+420 2) 4404 3478, Fax: (+420 2) 4149 2691, E-mail: info@asicentrum.cz



BUS COMMANDS

CBE (3:0)	Command	PCI Master	PCI Slave	
0000	Interrupt Acknowledge	Yes Ignore		
0001	Special Cycle	Yes Ignor		
0010	I/O Read	Yes Yes		
0011	I/O Write	Yes Yes		
0100	Reserved	Ignore Ignore		
0101	Reserved	Ignore	Ignore	
0110	Memory Read	Yes	Yes	
0111	Memory Write	Yes	Yes	
1000	Reserved	Ignore	Ignore	
1001	Reserved	Ignore	Ignore	
1010	Configuration Read	Yes	Yes	
1011	Configuration Write	Yes	Yes	
1100	Memory Read Multiple	Yes	Yes	
1101	Dual Address Cycle	No	Ignore	
1110	Memory Read Line	Yes	Yes	
1111	Memory Write and Invalidate	Yes	Yes	

CONFIGURATION SPACE HEADER

31	24 23	16 15 8	7 0			
	Device ID	Ven	Vendor ID			
8	Status	Com	Command			
	Class Code	1	Revision ID			
BIST	Header Typ	e Latency Timer	Cache Line Size			
		BAR 0				
		BAR 1				
BAR 2						
BAR 3						
BAR 4						
	ı	BAR 5				
	Cardbus	CIS Pointer				
Sul	osystem ID	Subsyster	Subsystem Vendor ID			
	Expansion R	OM Base Address				
	Reserved		Cap Pointer			
	R	eserved				
Max_Lat	Min_Gnt	Interrupt Pin	Interrupt Line			
	Re	served				

NOT IMPLEMENTED IN ACPCI IP CORE

Novodvorska 994, 142 21 Praha 4, Czech Republic

0

0

0

0

0

0

0

0

- 1

N/A

N/A

0

0

0

0

0

0

0

I_ADDR_N

I_IDLE

B_BUSY

T_DATA

BACKOFF

PERRQ N

SERRQ_N

CSR[39:0]

INTR N

SUB_DATA[31:0]

IDLE

Tel. (+420 2) 4404 3478, Fax: (+420 2) 4149 2691, E-mail: info@asicentrum.cz

Initiator Target Functional Description



INTERFACE SIGNALS OVERVIEW

Signal

IIIIIIIatui	rarget	Functional Description
gnals		
1/0	I/O	Time multiplexed PCI address/data bus
		PCI command/byte enable
		Even parity for AD and CBE (one clock cycle delayed)
		Indicate duration of the PCI transaction
	-	Indicate that the Target is ready to complete the current data phase
	ī	Indicate that the Initiator is ready to complete the current data phase
	0	Indicate that the Target want to stop the current PCI transaction
		Indicate that the Target device was selected
	_	Selects current device as a target for configuration transaction
	•	PCI Parity Error
		PCI System Error
		Initiator request for PCI ownership
		Arbiter grants the PCI ownership
-		Target lock signal (supported in Target mode only)
	-	PCI Interrupt Request
		0 - 33 MHz PCI system clock
		PCI system reset
<u> </u>	ı	PCI System reset
als		
I	I	Core configuration bus - for core customisation
0	0	Registered version of signal FRAME#
0	0	Registered version of signal IRDY#
0	0	Registered version of signal TRDY#
0	0	Registered version of signal STOP#
0	0	Registered version of signal DEVSEL#
0	0	Target address of PCI transaction
		Bidirectional internal address/data bus
		Indicates command / byte enable for current transfer
		Indicates that ADIO contains the valid address during Target data transaction
		Indicates that ADIO contains the valid address during configuration transaction
	_	Target data are valid on ADIO
		Indicates PCI transaction direction
		Indicates the type of the current PCI transaction
	_	Indicates that address has matched some base address register
		Indicates that the device was selected as a target for configuration transaction
		Indicates that the device was selected as a target for configuration transaction. Indicates that the device is ready to transfer the data from the user configuration spar
	-	Indicates that the device wants to stop the configuration transaction to the user
•		configuration space
0	0	Increments the address counters during Target burst transactions
	ī	Indicates that the device is ready to transfer the data for Memory / I/O transactions
	i	Indicates that the device wants to stop the current Memory/ I/O transactions
	-	Indicates that the device wants to abort the current Memory / I/O transaction
		Device request for the bus ownership
		Command / byte-enables for Initiator transaction
i		Initiator transaction direction
i		Initiator wants to complete the current transaction
		Initiator wants to complete the current transaction Initiator is ready to transfer the data in the current data phase
		Initiator source data enable
		Initiator data valid
		Latency timer timeout
		Isolates internal ADIO bus from the PCI transactions
		Initiator data phase
		Device is driving the PCI bus
0	N/A	Address phase of initiator transaction
	I/O I/O	1/0

Target FSM is waiting for the transaction to complete

Address phase of initiator transaction

Initiator FSM is in the Idle state

Target FSM is in the Idle state

Target FSM is in Busy state

Target FSM is in Data state

Registered version of PERR#


Registered version of SERR#


Extended command / status

Subsystem ID, Vendor ID

Interrupt request signal







TYPICAL APPLICATIONS


Add-in boards

- video adapters
- LAN adapters
- data acquisition boards
- graphic cards

Embedded applications

- netw orking
- telecommunication
- industrial systems

INTERNAL STRUCTURE AND APPLICATION EXAMPLE



Filename: ACPCI_EN www.asicentrum.com Printed : 27.2.2002