Synchronous FSM Design Methodology for Low Power Smart Sensors and RFID Devices | Integrated circuits development | 21.09.2010 Author: Matej Machalec, Jakub Stastny Elektrorevue2010_JSTMMA.pdf | PDF | 446.18 kB |
ACDPLL IP Core - digital phase locked loop | Integrated circuits development | 03.10.2002 Acdpllds.pdf | PDF | 201.26 kB |
ACFFT IP Core - (uP architecture) | Integrated circuits development | 03.10.2002 Acfftds.pdf | PDF | 445.33 kB |
ACIIR IP Core - IIR filters (uP architecture) | Integrated circuits development | 03.10.2002 Aciirds.pdf | PDF | 427.97 kB |
ACFIR IP Core - fully configurable FIR filter (HW form) | Integrated circuits development | 03.10.2002 Acfirds.pdf | PDF | 341.86 kB |
ACUART IP Core - UART + FIFO | Integrated circuits development | 03.10.2002 Acuartds.pdf | PDF | 366.45 kB |
ACPIC IP Core - PIC16C55 | Integrated circuits development | 03.10.2002 Acpicds.pdf | PDF | 643.24 kB |